Device noise effects are critical in complex nanometer CMOS circuits having tight specifications — especially those with low voltages or noise-sensitive architectures. Common device noise analysis methods provide only approximate results because they are based on traditional SPICE and RF tools that have significant capacity, accuracy, and performance limitations.