Verifying the True Jitter Performance of Clocks in High-Speed Digital Designs

As the data rates in high-speed digital designs increase, the limits for overall system jitter become tighter.

from Electronic Design - Engineering Essentials Curated By Experts http://bit.ly/2pkXzel