Verifying Additive Phase Noise and Jitter Attenuation of PLLs in High-Speed Digital Designs

Increasing data rates in high-speed digital designs and wireless communications require SerDes PLLs and clock synthesizers with low additive phase noise and high jitter attenuation

from Electronic Design - Engineering Essentials Curated By Experts http://bit.ly/2MJyinm